Abstract-The ATLAS Liquid Argon Calorimeter electronics will be upgraded to process the 182,468 calorimeter cells with 16-bit dynamic range at 40 MHz in the high pileup conditions of the high-luminosity LHC. Electronics components with Low-noise, low-power, radiation-tolerant and high-bandwidth capabilities are being developed in 65 nm and 130 nm CMOS technologies for the font end electronics. High performance FPGAs that are connected through high-speed links to perform energy reconstruction, data reduction and buffering will be developed for the off-detector electronics. Design studies on the performance of the off-detector readout system are presented as well.
I. INTRODUCTION
HE LHC is scheduled to undergo a major upgrade to reach the ambitious goal of collecting data equivalent to 4 ab -1 of integrated luminosity by 2038 [1] . The upgrade will be undertaken during the long shutdown phase in 2024-2026, after which the High-Luminosity LHC (HL-LHC) phase will start. After this point, the peak luminosity is expected to reach a maximum of 75 nb , a value about 4 times higher than today. At the same time, the number of proton-proton interactions per bunch crossing is expected to increase by a factor of 4 to 5, up to a value of 200. Figure 1 shows the diagram of the ATLAS [2] liquid argon calorimeters [3] . The LAr calorimeter is built of four subdetectors: the electromagnetic barrel (EMB), the electromagnetic end-cap (EMEC), the hadronic end-cap (HEC), and the forward calorimeter (FCAL). All the four subdetectors are sampling calorimeters with liquid argon as the active material, with different absorbing layers: lead for the EMB and EMEC, copper for the HEC, and both copper and tungsten for the FCAL. The EMB covers a region of |η|<1.475, the EMEC 1.375 <|η|<3.2, the HEC 1.5 < |η| < 3.2 and the FCAL 3.1 < |η| < 4.9. The layers of each module have different granularities. An example of the EMB module in Fig.  2 shows the different granularities. 
II. READOUT ELECTRONICS FOR HL-LHC
In order to keep up with the increased luminosity, the ATLAS detector will undergo the HL-LHC upgrade, and the Liquid Argon Calorimeter electronics will be replaced to readout the 182,468 calorimeter cells at 40 MHz with 16-bit dynamic range in the high pileup conditions of the highluminosity LHC.
The requirements for electronics are listed as below:
• Cover full energy range from electronics noise level to highest possible energy deposited in a single cell.
• Linearity of 0.1% up to ~10% of the dynamic range (covering electroweak-scale physics).
• Low electronics noise, below intrinsic calorimeter resolution that requires effective ~11-bit precision at high energy and equivalent precision in analog signal shaping.
• All data will be sent to off-detector at 1.3 Gbps per channel. it's ~180 Gbps per frontend board, and ~275 Tbps for the full detector.
The block diagram of the HL-LHC readout system is shown in Fig.3 [4] . The readout system includes the on-detector Front-End Boards (FEB2) and the off-detector LAr Signal Processors (LASP). Each FEB2 is responsible for 128 channels signal amplification and pulse shaping. Then the digitized data will be transmitted to the off-detector T 978-1-5386-8494-8/18/$31.00 ©2018 IEEE electronics. High performance FPGAs that are connected through high-speed links will be used to perform energy reconstruction, data reduction and buffering in the off-detector electronics. 
III. FRONT-END ELECTRONICS
To meet the requirements, low-noise, low-power, radiationhardness and high-bandwidth electronics components are being developed in 65 nm and 130 nm CMOS technologies. Each FEB2 handles 128 channels with three custom ASICs, the Preamplifier-shaper for amplification and shaping, the Analog to Digital Converter (ADC) for digitization and lpGBT for data transmission.
A. Preamplifier-shaper
The pre-amplification and shaping are developed on one ASIC. Two Preamplifier-shaper prototype ASICs have been fabricated and tested. The first design LAUROC0 (Fig.4) was implemented with a low noise, line terminating preamplifier [5] in 130 nm CMOS. The second design HLC1 (Fig.5 ) was implemented with a fully differential amplifier and passive feedback in 65 nm CMOS. Both prototypes have been tested and the results show good linearity. The LAUROC0 using 130 nm technology is better than 0.5% up to 7 mA. The HLC1 using 65 nm technology is better than 0.2% up to 10 mA. For the HL-LHC front-end electronics, the two designs will be merged into a single 130 nm chip.
B. COLUTA ADC
The cell signal will be digitized by 14 bit and radiation hard ADCs at 40 MHz. The COLUTA ADC is being designed in 65 nm CMOS to fill this role. Each ADC ASIC consists of A 12-bit SAR and an additional 2-bit dynamic range enhancer block have been implemented in each COLUTA ADC. The first version of COLUTA has been tested and version 2 has been fabricated and being evaluated in the lab. The readout must cover a wide range of cell energies from the energy of a minimum ionizing particle (MIP) to the maximum cell energies expected for hypothetical TeV scale particles. In addition, the least significant bit (LSB) of the ADC must be smaller than the electronic noise. As a result, covering the full range of energies requires a dynamic range of 16 bits, which can be achieved using a two-gain system.
C. High Speed Data Transceiver
Data from each FEB2 is transmitted using 22 radiation tolerant optical links at around 10Gbps. The custom design lpGBT and VL+ [6] that are developed in CERN-based projects are planned to be used on FEB2. The implementation of lpGBT and VL+ is shown in Fig.7 . On FEB2, the lpGBT will be used for data transmission, timing and trigger information and slow control. On off-detector side, FPGA will be used to implement the GBT protocol to communicate with lpGBT. Fig.7 . Implementation of lpGBT and VL+ on FEB.
IV. OFF-DETECTOR ELECTRONICS
The LASP is being developed to be used off-detector for the data transmission of detector signals, as shown in Fig.8 . Each LASP FPGA will receive inputs of four FEB2 boards that will contain 512 calorimeter cells. The LASP receives digitized calorimeter waveforms, performs digital filtering algorithm, buffers the data to wait for a trigger decision, and transmits the data to data acquisition system (DAQ). The LASP board development is based on FPGA and the ATCA standard. The sampled calorimeter waveforms will be processed in the FPGA to extract the timing and energy information. The digital filtering algorithms to process the increased pileup conditions are under study.
A smart Rear Transition Module (RTM) is being developed to be as part of the LASP. The RTM is foreseen to provide serial optical links to the trigger Feature Extractors (FEX) and the DAQ system at transmission speeds between 10 Gbps and 25 Gbps. The custom RTM also allows an implementation of data concentration as well as monitoring and control tasks, thereby enhancing the flexibility of the LASP system.
V. PERFORMANCE STUDY
To study the upgraded detector's performance, simulations have been performed. Fig.9 shows that the same level of sensitivity during Run 2 will be achieved with upgraded detector, despite the much larger pileup levels. Fig.9 Higgs mass measurement of the H ->γγ channel. A neural network discriminant using track and photon information is used for Vertex selection. The Run-2 scenario is plotted with blue star. HL-LHC scenario for <μ>=0 is shown in red, and HL-LHC scenarios for <μ>=200 is highlighted in green.
VI. CONCLUSIONS
The LAr Calorimeter will provide data for all of ATLAS physics throughout the HL-LHC upgrades. Full upgrade of the LAr readout electronics for HL-LHC is under development. The upgraded LAr readout electronics will be low noise and high performance system in the high pileup conditions, and will be compatible with the new trigger system.
